| 摘要 |
A gate pattern is formed on a semiconductor substrate. An interlayer insulating layer is formed on the semiconductor substrate and then etched by using a SEG mask to form a SEG contact formation region. An exposed portion of the semiconductor substrate in the SEG contact formation region is uniformly grown and a source/drain region is formed in a grown portion of the semiconductor substrate through an ion implantation process. |
