发明名称 GLOBAL TIMING MODELING WITHIN A LOCAL CONTEXT
摘要 Some embodiments of the present invention provide techniques and systems for determining and using margin values. An arrival time at an output pin of a logic gate can be determined. Next, required times at the output pin of the logic gate can be determined. Each required time can be associated with a timing end-point in a path-group, affected by that pin. The system can then determine a first set of slack values at the output pin of the logic gate by computing a difference between the required times and the arrival time. Next, the system can determine a set of margin values at the output pin of the logic gate by computing a difference between the first set of slack values and a second set of slack values at the timing end-points in the path-groups. Next, the system can use the set of margin values to optimize the logic gate.
申请公布号 US2011289464(A1) 申请公布日期 2011.11.24
申请号 US20100783915 申请日期 2010.05.20
申请人 IYER MAHESH A.;MOTTAEZ AMIR H.;PRASAD RAJNISH K.;SYNOPSYS, INC. 发明人 IYER MAHESH A.;MOTTAEZ AMIR H.;PRASAD RAJNISH K.
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址
您可能感兴趣的专利