摘要 |
<p>A processor includes an instruction sequencing unit, execution unit, and multi-level register file including a first level register file having a lower access latency and a second level register file having a higher access latency. Responsive to the processor processing a second instruction in a transactional code section to obtain as an execution result a second register value of the logical register, the mapper moves a first register value of the logical register to the second level register file, places the second register value in the first level register file, marks the second register value as speculative, and replaces a first mapping for the logical register with a second mapping. Responsive to unsuccessful termination of the transactional code section, the mapper designates the second register value in the first level register file as invalid so that the first register value in the second level register file becomes the working value.</p> |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION;IBM UNITED KINGDOM LIMITED;ABERNATHY, CHRISTOPHER, MICHAEL;BROWN, MARY, DOUGLASS;NGUYEN, DUNG, QUOC;LE, HUNG, QUI |
发明人 |
ABERNATHY, CHRISTOPHER, MICHAEL;BROWN, MARY, DOUGLASS;NGUYEN, DUNG, QUOC;LE, HUNG, QUI |