发明名称 High-Speed Receiver Architecture
摘要 A receiver (e.g., for a 10G fiber communications link) includes an interleaved ADC coupled to a multi-channel equalizer that can provide different equalization for different ADC channels within the interleaved ADC. That is, the multi-channel equalizer can compensate for channel-dependent impairments. In one approach, the multi-channel equalizer is a feedforward equalizer (FFE) coupled to a Viterbi decoder, for example a sliding block Viterbi decoder (SBVD); and the FFE and/or the channel estimator for the Viterbi decoder are adapted using the LMS algorithm.
申请公布号 US2011211842(A1) 申请公布日期 2011.09.01
申请号 US201113013149 申请日期 2011.01.25
申请人 AGAZZI OSCAR E;CRIVELLI DIEGO E;CARRER HUGO S;HUEDA MARIO R;LUNA GERMAN C;GRACE CARL 发明人 AGAZZI OSCAR E.;CRIVELLI DIEGO E.;CARRER HUGO S.;HUEDA MARIO R.;LUNA GERMAN C.;GRACE CARL
分类号 H04B10/12 主分类号 H04B10/12
代理机构 代理人
主权项
地址