发明名称
摘要 A memory device used attach to a host system includes a nonvolatile memory including a plurality of blocks, each of the blocks being a unit for data erasure and including a plurality of pages, each of the pages including a data section which stores first data supplied from the host system, and a redundancy section which stores at least second data used to manage the first data, a detection circuit which generates a first code used to detect a first error contained in the second data, and detects the first error based on the first code, and a correction circuit which generates a second code used to detect and correct a second error contained in the first data and the second data, and detects and corrects the second error based on the second code.
申请公布号 JP4734033(B2) 申请公布日期 2011.07.27
申请号 JP20050157522 申请日期 2005.05.30
申请人 发明人
分类号 G06F12/16 主分类号 G06F12/16
代理机构 代理人
主权项
地址
您可能感兴趣的专利