发明名称 Automated multiple voltage/power state design process and chip description system
摘要 Systems and methods are disclosed herein which compensate for the loss in design information that occurs when the design is represented in traditional functional descriptions. An automated multiple voltage/power state design process includes creating a plurality of design objects; processing a design definition according to the voltage effects design object; and generating a modified design output such that communication between a plurality of design process steps, wherein the plurality of design process steps include a parsing step, a RTL simulation step, a synthesis step, a gate simulation step, formal verification step, and physical design and verification step in accordance with the voltage effects design object. A system for automating a multiple voltage/power state design process includes a design definition module; a parser module, a RTL simulation module, a synthesis module, a gate simulation module, and a formal verification module wherein the automation of a multiple voltage/power state design process is achieved. The system can include a physical design and verification module coupled to the synthesis module.
申请公布号 US7984398(B1) 申请公布日期 2011.07.19
申请号 US20050180404 申请日期 2005.07.12
申请人 SYNOPSYS, INC. 发明人 JADCHERLA SRIKANTH
分类号 G06F17/50;G06F9/455 主分类号 G06F17/50
代理机构 代理人
主权项
地址