发明名称 Power-reduced preliminary decoded bits in viterbi decoder
摘要 <p>Various embodiments relate to a storage unit and a related method in a Viterbi decoder for decoding a binary convolutional code with power efficiency. A storage unit for storing survivor paths may use a register exchange method to append additional information received from an add-compare-select unit onto the end of the survivor path. An exemplary method produces a prediction path after a specified depth in the survivor path processing history and subtracts the prediction path from the survivor path. This may cause a majority of bits that comprise the survivor path to be converted to a low-energy bit, such as a logical "0". During subsequent copies of a differential survivor path using the register exchange method, less energy is consumed when copying the entire survivor path, as a majority of the bits in the survivor paths are a logical "0".</p>
申请公布号 EP2339757(A1) 申请公布日期 2011.06.29
申请号 EP20100196104 申请日期 2010.12.21
申请人 NXP B.V. 发明人 HEKSTRA, ANDRIES PIETER;TANG, WEIHUA
分类号 H03M13/41 主分类号 H03M13/41
代理机构 代理人
主权项
地址