| 摘要 |
A configurable arithmetic processing unit (20) having at least two multi-bit inputs (A, B), at least one multi-bit output (F), a carry input (C IN ), a carry output (C OUT ) and a dynamic instruction signal input (I DYNAMIC ). The configurable arithmetic processing unit further comprises a plurality of functional circuits (Function X, Function Y, Function Z), each having at least one multi-bit input, a multi-bit output and a carry output. The configurable arithmetic processing unit further comprises a first switching means (21) for switching between the carry outputs of the plurality of functional circuits and a second switching means (22) for switching between the multi-bit outputs of the plurality of functional circuits, wherein the second switching means is arranged to be independently operable from the first switching means.
|
