发明名称 Semiconductor device with a transistor having different source and drain lengths
摘要 A cell includes a plurality of diffusion region pairs, each of the diffusion region pairs being formed by a first impurity diffusion region which is a constituent of a transistor and a second impurity diffusion region such that the first and second impurity diffusion regions are provided side-by-side in a gate length direction with a device isolation region interposed therebetween. In each of the diffusion region pairs, the first and second impurity diffusion regions have an equal length in the gate width direction and are provided at equal positions in the gate width direction, and a first isolation region portion, which is part of the device isolation region between the first and second impurity diffusion regions, has a constant separation length. In the diffusion region pairs, the first isolation region portions have an equal separation length.
申请公布号 US7939858(B2) 申请公布日期 2011.05.10
申请号 US20090536206 申请日期 2009.08.05
申请人 PANASONIC CORPORATION 发明人 NAKANISHI KAZUYUKI
分类号 H01L27/092 主分类号 H01L27/092
代理机构 代理人
主权项
地址