发明名称 SIGNAL PEAK VOLTAGE-SUPPRESSING DEVICE
摘要 <P>PROBLEM TO BE SOLVED: To provide a signal peak voltage-suppressing device that is compact and capable of suppressing power consumption without causing deterioration of modulation accuracy and a bit error rate. <P>SOLUTION: A hard clipping processing and a filtering processing are performed on transmission signals as in the past. The original transmission signals are subtracted from the processed signals, and reverse-sign signals of the suppressed signals are extracted. Gain is applied to the signals, and then is added to the original transmission signals, thereby suppressing peak voltage. As for the gain, a ratio of the signals reduced from the original transmission signals of the signals after hard-clipping, and the suppressed signals from the original transmission signals of the signals after filtering is used. Alternatively, a value determined by simulation depending on a cut-off frequency of a low-pass filter used in the filtering processing is used. <P>COPYRIGHT: (C)2011,JPO&INPIT
申请公布号 JP2011087339(A) 申请公布日期 2011.04.28
申请号 JP20110018677 申请日期 2011.01.31
申请人 FUJITSU LTD 发明人 ISHIKAWA HIROYOSHI;HAMADA HAJIME;HASE KAZUO;SATSUBA NOBUKAZU;KUBO NORIO
分类号 H03G11/00;H04B1/04 主分类号 H03G11/00
代理机构 代理人
主权项
地址