发明名称 Uniformity for semiconductor patterning operations
摘要 Systems and methods of semiconductor device optimization include a system and method to determine a dataset for a layer of the semiconductor device, where the operation includes receiving a dataset defining a plurality of original patterns of sacrificial material in a layer of a semiconductor device, wherein the original patterns of sacrificial material are used to define placement of spacer material to define patterning of circuit elements for the semiconductor device; determining densities of the plurality of original patterns of sacrificial material in areas across a portion of the layer of the semiconductor device; and augmenting the dataset to include an additional pattern of sacrificial material in an area of the layer having a density lower than a threshold density.
申请公布号 US7926001(B2) 申请公布日期 2011.04.12
申请号 US20080014958 申请日期 2008.01.16
申请人 CADENCE DESIGN SYSTEMS, INC. 发明人 PIERRAT CHRISTOPHE
分类号 G06F17/50;G03F1/00;H01L21/302 主分类号 G06F17/50
代理机构 代理人
主权项
地址