发明名称 |
Low current power-on reset circuit and method |
摘要 |
A power-on reset (POR) circuit includes a first transistor (MPa) having a source coupled to a first supply voltage (VDD) and a gate coupled to a second supply voltage (GND). A resistor (R0) has a first terminal coupled by a depletion mode transistor (JP0) to the second supply voltage and a second terminal coupled to a drain of the first transistor. A Schmitt trigger (20) has an input coupled to receive a first signal (VTRIGGER) on a conductor (14) coupled to the second terminal of the resistor and a terminal of a capacitor (C0), for producing an output voltage (VO) representative of a power-on reset signal (VPOR) in response to an interruption of the first supply voltage (VDD).
|
申请公布号 |
US2011074470(A1) |
申请公布日期 |
2011.03.31 |
申请号 |
US20090586880 |
申请日期 |
2009.09.29 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
SANBORN KEITH E.;MOLINA JOHNNIE F. |
分类号 |
H03L7/00 |
主分类号 |
H03L7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|