发明名称 Test quality evaluating and improving system for semiconductor integrated circuit and test quality evaluation and improvement method for semiconductor integrated circuit
摘要 A test quality evaluating and improving system has a fault-layout information link section which creates a weighted fault dictionary by correlating a layout element related to an undetected fault, out of faults corresponding to a specified fault model and occurring in a circuit to be tested, with the undetected fault as a weight of the undetected fault which cannot be detected by a test pattern for testing the faults; a test quality measure calculating section which multiplies the weight of the undetected fault, the failure mode-fault model correlation factor for correlating the failure mode of the layout element and the fault model, and the failure occurrence rate of each layout element, and outputs an obtained product as a failure remaining rate of the test pattern; a determining section; and a test point inserting section.
申请公布号 US7913143(B2) 申请公布日期 2011.03.22
申请号 US20090370128 申请日期 2009.02.12
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 NOZUYAMA YASUYUKI
分类号 G01R31/28;G06F9/455;G06F11/00;G06F17/50;G06G7/62 主分类号 G01R31/28
代理机构 代理人
主权项
地址