摘要 |
A page buffer circuit comprises a sense unit, a latch unit, and a bit line voltage control unit. The sense unit is configured to couple a bit line and a sense node in response to a sense control signal in response to the sense control signal. The latch unit includes a plurality of latch circuits configured to latch data programmed or to be programmed. The bit line voltage control unit is configured to classify program states of memory cells, coupled to the selected bit line, into first to nth groups by performing first to nth verification operations after a first program operation of a program operation and is configured to control a voltage level of the sense control signal in order to transfer a bit line voltage to the selected bit line.
|