发明名称 |
Digital Phase Relationship Lock Loop |
摘要 |
In one embodiment, an apparatus comprises a first clocked storage device operable in a first clock domain corresponding to a first clock signal. The first clocked storage device has an input coupled to receive one or more bits transmitted on the input from a second clock domain corresponding to a second clock signal. The apparatus further comprises control circuitry configured to ensure that a change in a value of the one or more bits transmitted on the input meets setup and hold time requirements of the first clocked storage device. The control circuitry is responsive to a sample history of one of the first clock signal or the second clock signal to detect a phase relationship between the first clock signal and the second clock signal on each clock cycle to ensure the change meets the setup and hold time requirements.
|
申请公布号 |
US2011035518(A1) |
申请公布日期 |
2011.02.10 |
申请号 |
US20100908605 |
申请日期 |
2010.10.20 |
申请人 |
WANG JAMES;CHEN ZONGJIAN;KELLER JAMES B |
发明人 |
WANG JAMES;CHEN ZONGJIAN;KELLER JAMES B. |
分类号 |
G06F5/00 |
主分类号 |
G06F5/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|