摘要 |
A layout method for a semiconductor integrated circuit includes, generating logic cell layout data by arranging logic cells and signal lines connected to said logic cells, by using an automatic place and root tool, generating variable capacitor cell layout data by arranging variable capacitor cells and control lines for controlling capacitance value of the variable capacitor cells, by using the automatic place and root tool, and generating layout data of the semiconductor integrated circuit, based on the logic cell layout data and the variable capacitor cell layout data. The generating variable capacitor cell layout data includes, arranging the control lines so as to be same as said signal lines in a resistance of a unit length in one wiring layer.
|