发明名称 Dynamic semiconductor memory device having simultaneous operation of adjacent blocks
摘要 A dynamic semiconductor device includes a plurality of dynamic memory cell arrays each having memory cells arranged in a matrix form, row decoders connected to the plurality of memory cell arrays, respectively, sense amplifiers connected to the plurality of memory cell arrays, respectively, a plurality of bit lines connected to the each of the plurality of memory cell arrays, for exchanging data with the memory cells arranged in the matrix form, the plurality of bit lines being connected to a corresponding one of the sense amplifiers, a plurality of word lines, intersecting the plurality of bit lines, for selecting the memory cells, the word lines selected by row addresses adjacent on a logical address plane being located in adjacent ones of the memory cell arrays, the word lines within the each memory cell array being selected by an upper row address of a row address output from a corresponding one of the row decoders, and means for selecting the memory cell arrays by a lower row address of the row address, the selecting means raising a plurality of given word lines selected by the addresses adjacent to a row address corresponding to any word line and enabling corresponding ones of the sense amplifiers of the memory cell arrays including the given word lines when the memory cells on the any word line are to be accessed.
申请公布号 US5274596(A) 申请公布日期 1993.12.28
申请号 US19930007012 申请日期 1993.01.21
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 WATANABE, YOHJI
分类号 G11C11/408;G11C11/4091;(IPC1-7):G11C7/00;G11C8/00 主分类号 G11C11/408
代理机构 代理人
主权项
地址