发明名称 Memory load balancing
摘要 An inspection system for detecting anomalies on a substrate. A first network is coupled to a sensor array and communicates data. Process nodes are coupled to the first network, and process the data to produce reports. Each process node includes memory sufficient to buffer the data until it can process the data. Each process node has an interface card that formats the data for a high speed interface bus that is coupled to the interface card. A computer receives and processes the data to produce the report. A second network receives the reports. A job manager is coupled to the second network, receives the reports, and sends information to the process nodes to coordinate processing of the data.
申请公布号 US7865037(B1) 申请公布日期 2011.01.04
申请号 US20060383510 申请日期 2006.05.16
申请人 KLA-TENCOR CORPORATION 发明人 BHASKAR KRISHNAMURTHY;ROULO MARK J.;TAYLOR JOHN S.;MILLER LAWRENCE R.;RUSSELL PAUL T.;LIN JASON Z.;ROSENGAUS ELIEZER;WALLINGFORD RICHARD M.;BUBNA KISHORE
分类号 G06K9/36 主分类号 G06K9/36
代理机构 代理人
主权项
地址