发明名称 Clock data recovery apparatus
摘要 A clock data recovery apparatus includes a phase looked loop unit, a voltage control delay line, a phase detection unit, a charge pump unit, and a loop filter unit. The phase looked loop unit outputs a plurality of clock signals which are different from each other in phase and of which frequency is lower than that of data. The voltage control delay line outputs recovered clock signals by delaying the clock signals according to input voltage levels. The phase detection unit outputs recovered data in synchronization with the clock signals, respectively and outputs increment and decrement signals which have wider pulse width than the data by comparing the recovered clock signals with the data. The charge pump unit outputs a corresponding current in response to the increment and decrement signals. The loop filter unit determines an amount of delay in the voltage control delay line by outputting the voltage.
申请公布号 US7826583(B2) 申请公布日期 2010.11.02
申请号 US20070819807 申请日期 2007.06.29
申请人 HYNIX SEMICONDUCTOR INC. 发明人 JEONG CHUN-SEOK;LEE JAE-JIN;YOO CHANG-SIK;PARK JUNG-JUNE;SEO YOUNG-SUK
分类号 H03D3/24;H04L7/00;H04L25/00;H04L25/40 主分类号 H03D3/24
代理机构 代理人
主权项
地址