发明名称 Minimizing power consumption of a reference voltage circuit using a capacitor
摘要 A system and method is disclosed for minimizing power consumption in a reference voltage circuit. A capacitor is coupled to a reference voltage circuit and charged to a voltage that equals the reference voltage of the reference voltage circuit. The capacitor is then decoupled from the reference voltage circuit and power to the reference voltage circuit is turned off. The capacitor then provides the capacitor voltage to other circuits as a reference voltage. After a selected period of time has elapsed since the capacitor was last charged to the reference voltage, the reference voltage circuit is turned on and the capacitor is again coupled to the reference voltage circuit. The reference voltage circuit then recharges the capacitor to the reference voltage level. This process is repeated to periodically charge the capacitor to the reference voltage.
申请公布号 US7825639(B1) 申请公布日期 2010.11.02
申请号 US20090454721 申请日期 2009.05.21
申请人 NATIONAL SEMICONDUCTOR CORPORATION 发明人 SUZUKI HIDEHIKO;KOBAYASHI HIDENORI;JOHNSON NICKY MILES
分类号 H01M10/46 主分类号 H01M10/46
代理机构 代理人
主权项
地址