发明名称 SIGNAL PROCESSING CIRCUIT AND RECEIVER USING THE SAME
摘要 A signal processing circuit includes a decimation filter which down-samples over-sampled first three-phase digital signals to obtain second three-phase digital signals, and a converter which subjects the second three-phase digital signals to a three-phase to IQ conversion, and obtains orthogonal digital signals.
申请公布号 US2010150270(A1) 申请公布日期 2010.06.17
申请号 US20090558765 申请日期 2009.09.14
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 FURUTA MASANORI;YAMAJI TAKAFUMI
分类号 H04L27/22 主分类号 H04L27/22
代理机构 代理人
主权项
地址