Semiconductor device having stressed etch stop layers of different intrinsic stress in combination with PN junctions of different design in different device regions

摘要

By selectively performing a pre-amorphization implantation process in logic areas and memory areas, the negative effect of the interaction between stressed overlayers and dislocation defects may be avoided or at least significantly reduced in the memory areas, thereby increasing production yield and stability of the memory areas.