发明名称 SYSTEMS AND METHODS FOR MITIGATING LATENCY IN A DATA DETECTOR FEEDBACK LOOP
摘要 Methods and systems for mitigating latency in a data detector feedback loop are included. For example, a method for reducing latency in an error corrected data retrieval system is included. The method includes performing an analog to digital conversion at a sampling instant to create a digital sample, and performing a data detection on the digital sample to create a detected output. The detected output is compared with the digital sample to determine a phase error. During an interim period, the digital sample is adjusted to reflect the phase error to create an adjusted digital sample. After the interim period, the sampling instant is adjusted to reflect the phase error.
申请公布号 EP2191569(A1) 申请公布日期 2010.06.02
申请号 EP20080755873 申请日期 2008.05.19
申请人 AGERE SYSTEMS, INC. 发明人 NAYAK, RATNAKAR, ARAVIND
分类号 G11B20/10;H03L7/00;H04L7/00 主分类号 G11B20/10
代理机构 代理人
主权项
地址