发明名称 Arithmetic processing apparatus, TLB control method, and information processing apparatus
摘要 An arithmetic processing apparatus includes a main TLB that stores therein, as a page table, entries indicating correspondences between virtual and physical addresses, and a micro TLB that stores therein part of the table. The apparatus associates together the physical address stored in the main TLB, the virtual address associated with the physical address, and a context ID included in an address-translation request and registers these associated together in the micro TLB as an entry. When receiving the request, the apparatus does not translate the context ID included in the request into a context value but searches for an entry matching the virtual address and the context ID included in the request. When the entry is searched for and found, the response is the physical address included in the entry. When the entry is searched for and not found, the request is transmitted to the main TLB.
申请公布号 US2010100702(A1) 申请公布日期 2010.04.22
申请号 US20090654379 申请日期 2009.12.17
申请人 FUJITSU LIMITED 发明人 DOI MASANORI
分类号 G06F12/10;G06F12/00 主分类号 G06F12/10
代理机构 代理人
主权项
地址