发明名称 COMMON PREDICTION BLOCK SYSTEM IN SVC DECODER
摘要 PURPOSE: A common prediction block system in SVC(Scalable Video Coding) decoder is provided to design an efficient internal memory usage structure while minimizing the number of gates when implementing hardware of prediction block in an H.264/AVC SE decoder. CONSTITUTION: A first internal memory unit(200) stores data for prediction signal generation. According to a selected prediction mode, a first data module unit(500) arranges data of the first internal memory unit. A common calculation unit(700) calculates the arranged data. A second and a third internal memory units(300,400) receive the calculated value through the second data module unit. A filter coefficient input unit(600) inputs a filter factor to the common calculation unit. A prediction result value storage unit(900) stores a finally calculated prediction result value.
申请公布号 KR100954172(B1) 申请公布日期 2010.04.20
申请号 KR20080104585 申请日期 2008.10.24
申请人 PUSAN NATIONAL UNIVERSITY INDUSTRY-UNIVERSITY COOPERATION FOUNDATION;MIVISION CO., LTD. 发明人 KIM, GYU YEONG;BAE, JIN YOUNG;MOON, JOENG MEE;CHA, SANG JUN;LEE, SEUNG HYUN;KIM, JAE HO
分类号 H04N19/42;H04N19/30 主分类号 H04N19/42
代理机构 代理人
主权项
地址