| 摘要 |
Provided is a successive approximation AD conversion apparatus that outputs digital output data corresponding to an analog input signal, including a bit selecting section that selects a conversion target bit sequentially from a highest bit of the output data; a data control section that outputs comparison data determining a value of the conversion target bit, each time a conversion target bit is selected; a DA conversing section that outputs an analog comparison signal corresponding to the comparison data; a comparing section that outputs a comparison result between the input signal and the comparison signal, upon the output of the comparison signal by the DA converting section, and that is reset after outputting the comparison result; a completion detecting section that, upon detecting that the comparing section has output the comparison result, outputs a completion signal causing the bit selecting section to select a next conversion target bit, prior to the comparing section being reset; and an output section that outputs output data in which a value of each bit is based on the comparison result by the comparing section.
|
