Verfahren und Vorrichtung zur Koordination von Speicheroperationen zwischen unterschiedlich angeordneten Speicherkomponenten

摘要

A specific address and control bus, and a data bus (108), are connected to a memory controller (102) and a memory module (103). The data bus using differential signaling, has symbol time lesser than specific address and control bus symbol time.