发明名称 Process variation tolerant circuit with voltage interpolation and variable latency
摘要 A circuit having dynamically controllable power. The circuit comprises a plurality of pipelined stages, each of the pipelined stages comprising two clocking domains, a plurality of switching circuits, each switching circuit being connected to one of the pipelined stages, first and second power sources connected to each of the plurality of pipelined stages through the switching circuits, the first power source supplying a first voltage and the second power source supplying a second voltage, wherein the first and second power sources each may be applied to a pipelined stage independently of other pipelined stages, first and second complementary clocks, and a plurality of latches connected to the first and second complementary clocks and to the plurality of pipelined stages for proving latch-based clocking to control the first and second clocking domains and to enable time-borrowing across the plurality of switching circuits. The first voltage differs from the second voltage and the plurality of pipelined stages interpolates between the first and second voltages to provide differing effective voltages between the first and second voltages.
申请公布号 US7667497(B2) 申请公布日期 2010.02.23
申请号 US20080261771 申请日期 2008.10.30
申请人 PRESIDENT AND FELLOWS OF HARVARD COLLEGE 发明人 LIANG XIAOYAO;BROOKS DAVID;WEI GU-YEON
分类号 H03K19/00 主分类号 H03K19/00
代理机构 代理人
主权项
地址