发明名称 M+L BIT READ COLUMN ARCHITECTURE FOR M BIT MEMORY CELLS
摘要 A memory device and programming and/or reading process is described that programs a row of non-volatile multi-level memory cells (MLC) in a single program operation to minimize disturb within the pages of the row, while verifying each memory cell page of the row separately. In one embodiment of the present invention, the memory device utilizes data latches to program M-bits of data into each cell of the row and then repurposes the data latches during the subsequent page verify operations to read M+L bits from each cell of the selected page at a higher threshold voltage resolution than required. In sensing, the increased threshold voltage resolution/granularity allows interpretations of the actual programmed state of the memory cell and enables more effective use of data encoding and decoding techniques such as convolutional codes where additional granularity of information is used to make soft decisions reducing the overall memory error rate.
申请公布号 US2009310406(A1) 申请公布日期 2009.12.17
申请号 US20080137171 申请日期 2008.06.11
申请人 SARIN VISHAL;HOEI JUNG-SHENG;PABUSTAN JONATHAN;ROOHPARVAR FRANKIE F 发明人 SARIN VISHAL;HOEI JUNG-SHENG;PABUSTAN JONATHAN;ROOHPARVAR FRANKIE F.
分类号 G11C16/06;G11C7/00 主分类号 G11C16/06
代理机构 代理人
主权项
地址