摘要 |
<p>An apparatus and method for operating an array of NOR connected flash nonvolatile memory cells erases the array in increments of a page, block, sector, or the entire array while minimizing operational disturbances and providing bias operating conditions to prevent gate to source breakdown in peripheral devices. The apparatus has a row decoder circuit and a source decoder circuit for selecting the nonvolatile memory cells for providing biasing conditions for reading, programming, verifying, and erasing the selected nonvolatile memory cells while minimizing operational disturbances and preventing gate to source breakdown in peripheral devices.</p> |
申请人 |
APLUS FLASH TECHNOLOGY, INC.;LEE, PETER, WUNG;HSU, FU-CHANG;TSAO, HSING-YA |
发明人 |
LEE, PETER, WUNG;HSU, FU-CHANG;TSAO, HSING-YA |