发明名称 FLIP-FLOP CIRCUIT, FREQUENCY DIVIDER USING FLIP-FLOP CIRCUIT, AND COMMUNICATION APPARATUS OR ELECTRONIC EQUIPMENT USING FREQUENCY DIVIDER
摘要 <p><P>PROBLEM TO BE SOLVED: To relax a trade-off relation between a high-speed operation and a wide operating frequency range of an apparatus, in a frequency divider utilizing a current logic type flip-flop circuit. <P>SOLUTION: A latch pair part L is divided into a first latch pair part L1 and a second latch pair part L2. For the second latch pair part L2, an operational current controller CC is provided. The operational current controller CC performs control to increase an operational current to the second latch pair part L2 as the frequency of a clock CLK becomes low. When a third switch SW3 is OFF, an operational current balance controller BC reduces an operational current to the first latch pair part L1 or to a sample pair part S so as to cancel a component varied by the current control, so that an output amplitude of data is made constant. <P>COPYRIGHT: (C)2010,JPO&INPIT</p>
申请公布号 JP2009246639(A) 申请公布日期 2009.10.22
申请号 JP20080089985 申请日期 2008.03.31
申请人 SONY CORP 发明人 YAMAMOTO KEN
分类号 H03K3/3562;H03K3/0233;H03K23/44 主分类号 H03K3/3562
代理机构 代理人
主权项
地址