发明名称 Shielded through-via
摘要 A shielded through-via that reduces the effect of parasitic capacitance between the through-via and surrounding wafer while providing high isolation from neighboring signals. A shield electrode is formed in the insulating region and spaced apart from the through-via. A coupling element couples at least the time-varying portion of the signal carried on the through-via to the shield electrode. This reduces the effect of any parasitic capacitance between the through-via and the shield electrode, hence the surrounding wafer.
申请公布号 US7589390(B2) 申请公布日期 2009.09.15
申请号 US20060373223 申请日期 2006.03.10
申请人 TELEDYNE TECHNOLOGIES, INCORPORATED 发明人 YAO JUN JASON
分类号 H01L23/48 主分类号 H01L23/48
代理机构 代理人
主权项
地址