发明名称 OUTPUT BUFFER CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide an output buffer circuit in which the number of circuit components is reduced by constituting a pull-up/pull-down resistor while sharing one resistive element and electrostatic destruction resistance of internal circuits is ensured by the shared resistive element. SOLUTION: As a transistor for driving a load, there are provided a first transistor connected between a first power supply line and an output terminal and a second transistor connected between a second power supply line and the output terminal and further, a resistive element to the output terminal of which one terminal is connected and to the polarity switching section of which another terminal is connected, is provided. The polarity switching section connects herein the other terminal of the resistive element to any one of the first and second power supply lines. When the polarity switching section selects the first power supply line, the first transistor is maintained in a non-conducted state and the second transistor is then subjected to conduction control. When the polarity switching section selects the second power supply line, the second transistor is maintained in a non-conducted state and the first transistor is then subjected to conduction control. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009188790(A) 申请公布日期 2009.08.20
申请号 JP20080027335 申请日期 2008.02.07
申请人 SPANSION LLC 发明人 NAGAI KENJI;FURUYAMA TAKAAKI
分类号 H03K19/0175 主分类号 H03K19/0175
代理机构 代理人
主权项
地址