| 摘要 |
PROBLEM TO BE SOLVED: To provide a sequence control circuit capable of achieving speeding up. SOLUTION: The sequence control circuit 1 comprises a counter signal output part 10, an instruction memory 20, a program counter control part 40, and second and third flip-flops 32 and 33. The third flip-flop 33 interposed between the instruction memory 20 and the program counter control part 40 holds a sequence control instruction SI1 from the instruction memory 20, and outputs a previously input sequence control instruction SI3 to the program counter control part 40. The counter signal output part 10 inputs a program counter signal Sj1 that is output itself without being mediated by the instruction memory 20 and the program counter control part 40, and outputs the next program counter signal Sj1 according to the count value of the input program counter signal Sj1. COPYRIGHT: (C)2009,JPO&INPIT
|
