发明名称 |
Optimization of flip flop initialization structures with respect to design size and design closure effort from RTL to netlist |
摘要 |
A method for optimizing a design of a circuit is disclosed. The method generally includes the steps of (A) identifying a plurality of first flip flops in the design and (B) replacing each of the first flip flops in a file of the design that do not have to be initialized during operations of the circuit with a respective second flip flop without an initialization capability.
|
申请公布号 |
US7546560(B2) |
申请公布日期 |
2009.06.09 |
申请号 |
US20060634683 |
申请日期 |
2006.12.06 |
申请人 |
LSI CORPORATION |
发明人 |
DIRKS JUERGEN;FENNELL MARTIN;STICKLAND IAIN |
分类号 |
G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|