| 摘要 |
A frequency synthesizer includes a phase locked loop (PLL) for generating a desired frequency. The PLL includes at least one loop filter (104, 108). A characterization circuit (114) is included, which is configured to receive a digital word for characterizing the PLL and provide a pre-charge value for pre-charging one of the loop filters to generate the desired frequency. A successive approximation analog to digital (A/D) converter (112, 118, 120, 126, 128) is coupled between the loop filters and the characterization circuit, for providing both (a) the digital word to the characterization circuit, and (b) the pre-charge value to the selected loop filter.
|
