发明名称 Ferroelectric memory
摘要 A ferroelectric memory comprises a memory cell block of plural serially connected memory cells each including a cell transistor and a ferroelectric capacitor connected in parallel therewith. And the ferroelectric memory comprises a cell transistor resistance measuring circuit, a word line voltage controller, and a word line voltage generator. The cell transistor resistance measuring circuit measures a resistance of the cell transistor. The word line voltage controller controls a word line voltage applied to a gate of the cell transistor based on the resistance of the cell transistor. The word line voltage generator generates the word line voltage.
申请公布号 US7542325(B2) 申请公布日期 2009.06.02
申请号 US20070873764 申请日期 2007.10.17
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 MIYAKAWA TADASHI;TAKASHIMA DAISABURO
分类号 G11C11/22;G11C11/24 主分类号 G11C11/22
代理机构 代理人
主权项
地址