发明名称 DUAL-FREQUENCY MATCHING CIRCUIT
摘要 The connection topology of input terminals 2, elements 4a, 4b, 4c and 4d and load 5 is designed similarly to a so-called "seven-segment display", which is often used to display numerals on an electronic calculator or a digital watch. More specifically, suppose in the three horizontally running segments, the top and bottom segments are associated with the input terminals 2 and the load 5 is allocated to one of the four vertically running segments. Then, the three other vertical segments and the other horizontal segment are associated with the elements 4a, 4b, 4c and 4d, which are a capacitor with a capacitance of 0.573 pF, an inductor with an inductance of 5.013 nH, a capacitor with a capacitance of 0.692 pF, and an inductor with an inductance of 2.543 nH, respectively. By adopting this circuit configuration, the total number of elements can be reduced to four and the loss can be reduced significantly. In addition, since the resonant circuits can be eliminated and the size of the ladder circuit can be reduced, impedance matching is achieved with a high degree of stability.
申请公布号 US2009128441(A1) 申请公布日期 2009.05.21
申请号 US20090352251 申请日期 2009.01.12
申请人 PANASONIC CORPORATION 发明人 SANGAWA USHIO
分类号 H03H7/38;H01Q1/50 主分类号 H03H7/38
代理机构 代理人
主权项
地址