发明名称 |
Method and system for manufacturing a semiconductor device having plural wiring layers |
摘要 |
A software product including codes for the method of determining parasitic resistance and capacitance from a layout of an LSI is executed by a computer. The method is achieved by providing a plurality of patterns of a wiring structure which contains a target interconnection; and by producing a library configured to store parameters indicating the parasitic resistance and the parasitic capacitance in relation to the target interconnection to each of the plurality of patterns. The producing is achieved by calculating the parameters to a plurality of conditions corresponding to deviation in manufacture of the wiring structure for each of the plurality of patterns.
|
申请公布号 |
US2009070725(A1) |
申请公布日期 |
2009.03.12 |
申请号 |
US20080289296 |
申请日期 |
2008.10.24 |
申请人 |
NEC ELECTRONICS CORPORATION |
发明人 |
YAMADA KENTA |
分类号 |
G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|