发明名称 Assisted trace facility to improve CPU cache performance
摘要 A system and method for recording trace data while conserving cache resources includes generating trace data and creating a cache line containing the trace data. The cache line is assigned a tag which corresponds to an intermediate address designated for processing the trace data. The cache line also contains embedded therein an actual address in memory for storing the trace data, which may include either a real address or a virtual address. The cache line may be received at the intermediate address and parsed to read the actual address. The trace data may then be written to a location in memory corresponding to the actual address. By routing trace data through a designated intermediate address, CPU cache may be conserved for other more important or more frequently accessed data.
申请公布号 US7472218(B2) 申请公布日期 2008.12.30
申请号 US20060530393 申请日期 2006.09.08
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 SPANEL CAROL;WALLS ANDREW DALE
分类号 G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址