发明名称 SCHUIFREGISTERSYSTEEM, BEVATTENDE TWEE GEINTEGREERDE SCHAKELINGEN.
摘要 1330515 Distributers SHARP KK 16 Sept 1970 [16 Sept 1969] 44282/70 Heading H4P To reduce the number of terminal connections of an integrated circuit chip, output circuits are switched in a time division manner through a common connection in respective pairs to corresponding external input circuits. Either or both of output or input circuits are on one or more chips. Preferably MOS field effect transistors are utilized and in particular at the input position in order to store input signals in the inherent gateelectrode capacitance. In a more complex arrangement a plurality of time displaced clock signals are employed to prepare in advance each input circuit by removing the previous signal. Clock signals should not overlap in time.
申请公布号 NL175114(B) 申请公布日期 1984.04.16
申请号 NL19700013649 申请日期 1970.09.15
申请人 SHARP CORPORATION TE OSAKA, JAPAN. 发明人
分类号 G06F1/22;H01L23/48;H03M11/00;(IPC1-7):11C19/28 主分类号 G06F1/22
代理机构 代理人
主权项
地址