发明名称 ESD structure
摘要 An IGFET that minimizes the effect of the dislocation at the edge of the device region by displacing the lateral edges of the source and drain regions from the adjacent edge of the opening and the dislocation. This minimizes the lateral diffusion of the source and drain impurities and the formation of metal silicides into the dislocation region. The spacing of the lateral edges of the source and drain regions from the adjacent edge of the opening and the dislocation region is produced by providing additional lateral opposed second gate regions or oxide barrier layer extending from the oxide layer into the adjacent regions of the substrate region and the first gate region extending therebetween. Both the first gate region and the two second gate regions or barrier layer are used in the self-aligned processing of the source and drain regions. The first gate region defines the length of the channel, while the two opposed second gate regions or barrier layer define the width of the channel region. The second gate portion or barrier extends sufficiently into the substrate region to space the width of the channel from the adjacent edge of the opening in the oxide.
申请公布号 US2006097293(A1) 申请公布日期 2006.05.11
申请号 US20050267175 申请日期 2005.11.07
申请人 INTERSIL AMERICAS, INC. 发明人 GAUL STEPHEN J.;CHURCH MICHAEL D.;VINSON JAMES E.
分类号 H01L29/76 主分类号 H01L29/76
代理机构 代理人
主权项
地址