| 摘要 |
A level converting flip-flop may include a data input circuit, a clocking circuit, a current mirror circuit, and/or a latch circuit. The data input circuit may be configured to generate a pull-up current in response to an input data signal having one of an input supply voltage smaller than an output supply voltage and a ground voltage. The clocking circuit configured to provide the pull-up current to an internal node in response to a clock signal having the input supply voltage and the ground voltage. The current mirror circuit may be configured to pull-up an output node to the output supply voltage in response to the pull-up current provided to the internal node. The latch circuit may be configured to latch an output data signal generated at the output node.
|
