发明名称 |
FILTERLESS DIGITAL FREQUENCY LOCKED LOOP |
摘要 |
<p>A frequency and/or phase locked loop architecture that eliminates the loop filter generally required in conventional phase locked loops, and which may be implemented in digital logic, for example, as a field programmable gate array. In one example, a frequency/phase locked loop includes both a frequency comparison component and a phase comparison component to allow locking of an output clock signal to both the frequency and phase of a reference signal.</p> |
申请公布号 |
WO2008132583(A1) |
申请公布日期 |
2008.11.06 |
申请号 |
WO2008IB01014 |
申请日期 |
2008.04.17 |
申请人 |
DIALOGIC CORPORATION |
发明人 |
EDWARDS, TIMOTHY, STEPHEN;BOYD, DONALD, BRUCE |
分类号 |
H03L7/06;H03K5/135;H03L7/16 |
主分类号 |
H03L7/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|