摘要 |
Multi-bit memory cell and circuitry and techniques for reading, writing and/or operating a multi-bit memory cell (and memory cell array having a plurality of such memory cells) having one or more electrically floating body transistors in which an electrical charge is stored in the body region of the electrically floating body transistor. The multi-bit memory cell stores more than one data bit (for example, two, three, four, five, six, etc ) and/or more than two data states (for example, three, four, five, six, etc. data or logic states. Notably, the memory cell array may comprise a portion of an integrated circuit device, for example, logic device (for example, a microprocessor) or a portion of a memory device (for example, a discrete memory) |
申请人 |
INNOVATIVE SILICON S.A.;CARMAN, ERIC;OKHONIN, SERGUEI;JONES, MARK-ERIC |
发明人 |
CARMAN, ERIC;OKHONIN, SERGUEI;JONES, MARK-ERIC |