发明名称 PLASMA ETCHING METHOD
摘要 <P>PROBLEM TO BE SOLVED: To consistently perform a plurality of processes of a multilayer resist structure in the same chamber without carrying out a substrate to be processed in a forming process of a Via or a Trench of the multilayer resist structure constituted of ArF resist, an inorganic film interlayer, an organic film lower layer resist, a silicon oxide film and an inorganic film, which are arranged on a Si substrate. <P>SOLUTION: In Via etching processing, the organic film lower layer resist is processed without using CF system gas and without applying high-frequency bias to a gas supply board formed of a Si member from a second high-frequency power supply. The silicon oxide film and the inorganic film are processed by making high-frequency bias power from 200 W to 300 W by using CF system gas. In Trench etching processing, the organic film lower layer resist is processed without using CF system gas and without applying high-frequency bias to the gas supply board 8 formed of the Si member from the second high-frequency power supply 5. The silicon oxide film and the inorganic film are processed by using CF system gas and without applying high-frequency bias. <P>COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2008243939(A) 申请公布日期 2008.10.09
申请号 JP20070079170 申请日期 2007.03.26
申请人 HITACHI HIGH-TECHNOLOGIES CORP 发明人 MUTO SATORU;IKEGAMI EIJI;MIYAJI MASAKAZU
分类号 H01L21/3065;H01L21/3205;H01L21/768;H01L23/52;H05H1/46 主分类号 H01L21/3065
代理机构 代理人
主权项
地址