EDGE CONNECT WAFER LEVEL STACKING

摘要

In accordance with an aspect of the invention, a stacked microelectronic package (280) is provided which may include a plurality of subassemblies (210), e.g., a first subassembly and a second subassembly underlying the first subassembly. A front face of the second subassembly may confront the rear face of the first subassembly. Each of the first and second subassemblies may include a plurality of front contacts (2668) exposed at the front face, at least one edge and a plurality of front traces (2666) extending about the respective at least one edge. The second subassembly may have a plurality of rear contacts (2968) exposed at the rear face. The second subassembly may also have a plurality of rear traces (2966) extending from the rear contacts about the at least one edge. The rear traces may extend to at least some of the plurality of front contacts of at least one of the first or second subassemblies.