摘要 |
An output signal of a flip flop at an output stage is supplied to delay gates connected in series thereto. A selector selects the output signal of the flip flop at the output stage or an output signal of one of the delay gates and supplies the selected signal to an external device. A signal to be selected by the selector depends on the value of data stored in a selector value setting register. When a skew adjustment is performed, the output signal of the flip flop at the output stage is held in a write data holding register. The signal supplied to the external device is held in a read data buffer through an input/output register of the external device. Until the value of the signal stored in the write data holding register matches the value of the signal held in the read data buffer, the value of the data stored in the selector value setting register is varied.
|