发明名称 PROCESSING SYSTEM FOR EXECUTING A SERIES OF PROCESSING IN PREDETERMINED ORDER, STORAGE DEVICE AND METHOD
摘要 PROBLEM TO BE SOLVED: To provide a technique capable of managing the processing situation of each block of hardware using a reduced number of registers. SOLUTION: A processing system comprises a buffer, a plurality of processing parts, a plurality of first tables, and a management part. The buffer consists of a plurality of segments respectively storing data inputted to the processing system in the order of input and by units of processing. The processing parts execute a series of processings to the data in a predetermined order. The plurality of first tables respectively correspond to the processing parts and respectively store leading head information indicating the leading head segment out of the segments in which data processings by corresponding processing parts are finished and whose addresses are continuous, tail end information indicating the tail end segment out of the same segments, and existence information indicating the presence/absence of the segments in which data processings by corresponding processing parts are finished. The management part manages data transfer between the buffer and the processing parts so that a series of processings are executed in the predetermined order on the basis of the processing situation of the series of processings held by the first tables. COPYRIGHT: (C)2008,JPO&INPIT
申请公布号 JP2008217860(A) 申请公布日期 2008.09.18
申请号 JP20070050772 申请日期 2007.02.28
申请人 INTERNATL BUSINESS MACH CORP <IBM> 发明人 MATSUO HISATO
分类号 G11B20/10;G06F3/06;G11B20/18 主分类号 G11B20/10
代理机构 代理人
主权项
地址