发明名称 Testing combinational logic die with bidirectional TDI-TMS/TDO chanel circuit
摘要 Testing of die on wafer is achieved by; (1) providing a tester with the capability of externally communicating JTAG test signals using simultaneously bidirectional transceiver circuitry, (2) providing die on wafer with the capability of externally communicating JTAG test signals using simultaneously bidirectional transceiver circuitry, and (3) providing a connectivity mechanism between the bidirectional transceiver circuitry's of the tester and a selected group or all of the die on wafer for communication of the JTAG signals.
申请公布号 US7417450(B2) 申请公布日期 2008.08.26
申请号 US20060565979 申请日期 2006.12.01
申请人 发明人
分类号 G01R31/02;G01R31/28 主分类号 G01R31/02
代理机构 代理人
主权项
地址